



ADC 12-bit 500 Msp/s

The world's fastest monolithic **12-bit Analogue to Digital Converter**

Key performance/features

- True single core ADC, 500 Msp/s
- Gain and offset adjustments via SPI to make interleaving possible
- 1Vp-p input voltage range; choice of balun or amplifier as input driver
- No pipeline architecture = no long pipeline delay
- Max bit error rate: 10^{-14}
- No heatsink/thermal pad required
- No warm-up, no calibration

Applications

- Telecom test equipment (3G, WiMax, wireless LAN)
- Telecom base stations (E-band Microwave links)
- ATE test equipment (semiconductor, speciality industrial)
- Military (radar, ECM)
- Speciality high energy physics
- Laser measurement
- Data acquisition board
- Software defined radio systems
- All-in-one scope & spectrum analyser

A feature rich 12-bit 500 Msps ADC with true single core guarantee. Input Gain and Offset can be adjusted on the fly by software via the SPI interface. The input voltage range allows for a broader choice of analogue front-end circuitry, even DC coupling from DC to 500 MHz is possible with industry standard high speed amplifiers. This opens the way for 2-in-1 data acquisition boards featuring both DC coupled time domain analysis and frequency domain analysis, at the same time, with the same hardware. Enjoy the very short latency of e2v's non-pipeline ADC architecture.


Power up and go! Forget stand-by modes, simply power on and off, enjoy performance at low power without compromise.

For applications that do not require continuous sampling, e2v's true single core ADC technology makes it possible to really reduce the average power consumption, by keeping T_{on} to a very low minimum in the following equation:


$$P_{average} = P_{nominal} \times (T_{on} / (T_{off} + T_{on})).$$

T_{on} is only limited by the power supply voltage stabilisation time and the minimum sampling time required by the application, this can be as low as a few milliseconds in the case of pulsed signals. By comparison, competing ADCs with internal interleaving require T_{on} to be in the order several seconds, the difference can be as high as a factor of 1000.


Block Diagram




Dual tone 203 MHz



SFDR performance versus Tj



SFDR performance versus Fin



Key specifications

P/N	Resolution	Speed	Input BW	SFDR	SNR	ENOB	BER	Latency	Package	Temp. range
AT84A5001	12 bits	500 Msps	1 GHz	75 dBc	62 dB	10 bits	10E-14	5 nsec	EBGA	Commercial
				@ 250 MHz	@ 250 MHz		@ full speed	no pipeline, ideal for real time systems	enhanced ball grid array	no need for heatsink/thermal pad

Comments

www.e2v.com © copyright e2v technologies 2008

Sales offices

European regional sales offices

e2v ltd

106 Waterhouse Lane
Chelmsford - Essex CM1 2QU
England
T+44 (0)1245 493 493
F+44 (0)1245 492 492
enquiries@e2v.com

e2v sas

16 Burospace
91572 Bièvres Cedex
France
T+33 (0)1 60 19 55 00
F+33 (0)1 60 19 55 29
enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29
82194 Gröbenzell
Germany
T+49 (0)8142 410 570
F+49 (0)8142 284 547
enquiries-de@e2v.com

Americas

e2v inc

4 Westchester Plaza
Elmsford - NY 10523-1482
USA
T+1 (914) 592 6050
F+1 (914) 592 5148
enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F. Onfem Tower
29 Wyndham Street, Central
Hong Kong
T+852 3679 364 8/9
F+852 3583 1084
enquiries-ap@e2v.com

Product Contact

e2v

Avenue de Rochepleine - BP 123
38521 Saint-Egrève Cedex
France
T+33 (0)4 76 58 30 00
F+33 (0)4 76 58 34 80
hotline-bdc@e2v.com

